Abshct-This paper describes a new measurement technique, the forward gated-diode current characterized at low drain voltages to be applied in MOSFET's for investigating hot-carrier stress-induced defects at high spatial resolution. The generatiodrecombination current in the drain-to-substrate diode as a function of gate voltage, combined with two-dimensional numerical simulation, provides a sensitive tool for detecting the spatial distribution and density of interface defects. In the case of strong accumulation, additional information is obtained from interband tunneling processes occurring via interface defects. The various mechanisms for generating interface defects and fixed charges at variable stress conditions will be discussed, showing that information complementary to that available from other methods is obtained.
I. INTRODUCTION
T has long been acknowledged that hot-carrier degradation I of MOS transistors results in long-term instabilities which impose serious limitations on the reduction of feature size [l]. The classical concept of hot-carrier degradation is that in short-channel MOSFET's electrons are strongly heated in the electrical field near the drain and emitted into the gate oxide. This leads to electron trapping and/or formation of interface states near the drain, which results in experimentally observed changes in threshold voltage and transconductance [ 2 ] , 131.
Not only the number but also the spatial distribution of hot-camer induced interface defects in MOSFET's determines the degradation of device performance. Defects above the drain region can set limits for the minimum gate-to-drain overlap and the permitted dose of the n-implantation. Initially charge pumping measurements 141 and [ 5 ] were used to evaluate the spatial profile of interface traps in MOSFET's. This method and the more conventional electrical current measurement methods are more or less insensitive to defects created in the region of drain-to-gate overlap. In [6] the gated diode measurements were introduced as a means of detecting interfacial deep-level defects in MOS structures. Data are Manuscript received September 15, 1994; revised December 28, 1994 presented on the reverse-bias generation current I , between the n+-drain and p-type substrate of the n-channel FET as a function of the gate voltage V,. In [7] Giebel and Goser employ this technique to monitor the changes of 1 , after hot-camer degradation. They conclude that the degradation procedure results in bulk-type defects in the substrate below the Si-Si02 interface, and in bulk or interface defects in the drain-gate overlap region. The forward bias measurement of at a drain voltage VD = 0.2 V for a reverse biased drain-to-substrate junction in the case of (a) threshold voltage, (b) weak accumulation, and (c) strong accumulation. In-between the contours @: and @: where mid-gap coincides with the quasi-Fermi levels for electrons and holes, respectively, midgap centers are effective for generating carriers. It is the purpose of this work to obtain a precise knowledge of the gated-diode configuration in MOSFET's in order to use it as a sensitive tool for characterizing hot-carrier stress. In particular the zone most affected by electrical stress, close to and within the drain region, will be detected very sensitively using the gated-diode technique in comparison with other measurement methods, such as charge-pumping and subthreshold measurement. In Section 1V.A generationhecombination currents in the reverse and forward mode of the gated-diode are used to obtain the spatial distribution and density of the deep level defects. In Section 1V.B we report on band-to-band tunneling processes which are strongly affected by interface trap generation, The creation of interface defects and/or fixed charges at different stress conditions will be discussed in Section V, whereby information will be obtained from the gated-diode technique.
This new insight into the underlying mechanisms of generatiordrecombination and tunneling in the gated-diode configuration makes this technique a powerful and reliable quantitative method for determining interface state density and its spatial distribution-even for small area MOS transistors.
PRlNClPLE OF MEASUREMENT
As far as the gated-diode at moderate accumulation gate voltages is concerned, we observe generationh-ecombination processes ( Fig. l(a) ). In strong accumulation, interband tunneling processes occur ( Fig. l(b) ), which in particular take place in the gated-diode configuration after hot-carrier stress.
Assuming a broad uniform energy distribution of the defect states around the intrinsic level E,, the active interface centers are physically located in the narrow band between and QaZ, (pointer in Fig. 2 ). The lines define respectively the position where the quasi-Fermi levels for electrons @e and holes coincide with the intrinsic level E,. When gate voltage VG is swept from inversion threshold, through depletion into increasingly strong accumulation in Fig. 2 (typically <10Ow at VG < -5 V), resulting in increased tunneling probability. The tunneling current IT is described as an interband process between valence band E, and conductance band E, which is strongly influenced by interface defects. These tunneling processes predominantly take place at the Si/SiOz interface since the tunneling barrier is smallest there.
EXPERIMENTAL

A. Device Preparation
We make use of n-channel LDD MOSFET test structure devices with effective channel length 1 = 0.7-1.5 pm, width U/ = 10pm and a gate oxide thickness d, = 20 nm. The channel acceptor concentration is 5 .
cmP3. The n--implantation of the LDD is phosphorous with a dose of 3 . loL3 cm-2.
B. Measurement
All measurements are carried out with a computer controlled HP4 145-A digital analyzer. The channel hot-carrier stress is performed at various gate voltages VG and stress times t with the drain voltage V, fixed at 8 V.
In Fig. 3 the drain-to-substrate current after three different stress times with VG = 3 V, Vo = 8 V is compared with the current before stress. The forward bias drain-to-substrate diode current before and after stress in Fig. 3 is obtained at drain voltage V, = -0.2 V at 300'K (floating source). The gate voltage VG is swept from accumulation (V, = -10 V)
via flatband (\k = -0.5 V) to inversion (VG = 0 V). At moderate gate voltages (-4 V < V, < -0.5 V), discussed in part IV.A, we predominantly obtain defect generated currents, so that we choose to refer to it as IG-R. In a recent publication [lo] , the spatial distribution of the interface defect density N T ( x ) was extracted from the curves with the help of 2D-numerical simulation. At more negative gate voltages in strong accumulation, there is additional contribution to the current due to defect assisted interband tunneling processes.
We note that the increase of IG-R is substantially larger for negative VG than for positive values. This has been found for many samples with and without LDD ("lightly-dopeddrain") technology. A distinctly peaked structure for IG-R occurs on the accumulation side. At highly negative gate voltages (VG < -4 V), discussed in Section IV.B, we observe additional contribution to the generatiodrecombination current due to tunneling processes, which are strongly affected by hot-carrier stress. Both facts point to the domination of the significant interface contribution after hot-carrier damage for the parameters investigated here.
Iv. RESULTS AND DISCUSSION
A. GeneratiodRecombination Processes
In the following section we describe the drain-to-substrate diode current at moderate gate voltages VG in accumulation by means of generatiotdrecombination processes via midgap states. The difference between reverse and forward biasing the drain-to-substrate diode will be discussed.
According to "Shockley-Read-Hall" statistics, midgap levels are exponentially most effective centers for generatiordrecombination of carriers [ lo] . From the experimental data in Fig. 3 we extract the temperature dependelice of the activation energy E, at fixed gate voltages 1; ; . By taking the maximum current of the hump at moderate gatb voltage VG -2 V, an activation energy of 0.6 eV is estimated before and after stress, indicating that generation/recombination processes dominate compared to tunneling processes. In strong accumulation (VG = -6 V) the temperature dependence becomes weaker (E, 0.25 eV), suggesting the occurrence of tunneling processes, which will be discussed in Section 1V.B.
Let us consider the difference between reverse and forward biasing the drain-to-substrate diode at small drain voltages (IV,l < 0.3 V). As discussed in a recent publication [9] , only generation processes via midgap states will occur in rcverse bias. This generation current as a function of gate boltage, together with 2D-numerical simulation, provides the spatial distribution of hot-carrier generated interface defects.
In contrast, biasing the drain-to-substrate diode in the forward mode the current I F consists of two components, an ideal diode diffusion current Iditf and a bulk or surface recombination current Ircsc. in the depletion region [I 11. For small forward biases (IT..bI < 0.3 V) the recombination current dominates and is also a monitor for the concentration of stress created recombination centers [ IO] .
In Fig. 4 the shape of the surface generation rate G(:d along the interface for a gate voltage V, = -2.6 V and ;i leverse drain voltage V , = 0.2 V is compared with the recombination rate R(n:) in forward bias condition with V, = -0.2 V. We should point out that a logarithmic scale is used for the ordinate of the diagram. The generation rate G(z) shows a relatively weak dependence on position, where midgap lies in-between the electron and hole quasi-Fermi level. A spatial resolution of about 20 nm is obtained in this case. The recombination rate R ( z ) through midgap levels, however, exhibits a sharp peak at the position where the injected electron and hole concentrations coincide and drops exponentially away from this point yielding an improved resolution of less than 5 nm. With decreasing temperature T the sharpness of R ( z ) increases. Furthermore, the magnitude of the recombination amplitude depends on the level of injection.
To demonstrate the higher resolution from forward biasing the drain-to-substrate diode, we present results in a recent publication [ 10) for forward and reverse gated-diode measurements on the same sample before and after stress. As expected, because of the sharpening of the "pointer" in the forward mode measurement (Fig. 4 ) the spatial resolution is increased. In addition, the current measured is by a factor of approximately one order of magnitude higher than the reverse one without any loss of information. In the forward bias condition, the relative change of the current corresponding to the same amount of stress-induced defects is higher than in reverse bias conditions. When gate voltage VG is swept from threshold voltage VT into accumulation, the generatiodrecombination maximum (pointer in Fig. 2 ) scans like a pointer along the interface toward the drain. The difference AIG-R(VG) between the measured current before and after stress provides information for the spatial distribution of the stress generated defects. Under the assumption that a) the stress-induced defects are mainly interface defects b) the electron and hole surface recombination rates are c) the energy distribution of the states near midgap is the excess generatiodrecombination current AI, after stress can be expressed as [8]
with where x1 and x2 are the boundaries of the depletion region along the surface, e the unit charge, W the transistor width, and n, p , and n;, the carrier concentrations of electrons, holes and intrinsic carriers, respectively. to the measurement conditions. Thus the position of the peak in combination with Eq. 3 determines the spatial distribution of the excess surface recombination velocity AS(x). We note that AS(z) is proportional to the stress-generated interface defect density A l v~( z ) near midgap which acts as recombination centers A S ( I C ) = VT(TNT(Z). UT is the thermal velocity and 0 is the defect capture cross section.
For an n-channel LDD-MOSFET device, the difference of the forward bias drain-to-substrate current before and after stress, AI,, with stress condition VG = 3 V, Vo = 8 V, is plotted in Fig. 5 (solid line) and the extracted spatial distribution of the excess surface recombination velocity is given in Fig. 6 . In this figure, the spatial distribution of the stress generated defect is obtained under the assumption that their capture cross section is c = 1.10-15 cm'. The maximum value of the defect density NT = 6 . 10l1 cmP2 corresponds to results published by Haddara [ 131. To verify the assumption that the spatial variation of A S ( I C ) is smoother in comparison with F ( VG; x), we recalculate the excess recombination current AI, according to (l), using predetermined AS(z) (+ in Fig. 5 ).
We would like to point out that the deep levels generating the diode current are not necessarily the same observed in "charge-pumping" and in "subthreshold-shift". Besides interface defects the diode current is in fact sensitive to bulk defects located in the bulk Silicon whereas the altemative methods are not. A small effect of such defects has in fact been proven. This observation suggests that, although the interface appears to be more susceptible to degradation, defects that have been related to the interface may partly be located in the substrate.
( 3 ) B. Defect Assisted Tunneling Processes
It has long been recognized that tunneling processes occur in A 2D-numerical simulation provides the shape of the peak position of F ( VG, I C ) for the set of gate voltages corresponding MOS devices before and after stress. By measuring the "subthreshold" characteristics of hot-carrier stressed MOSFET's extracted from the data in Fig. 9 .
Spatial distribution of the surface recombination velocity AS( s) and resonant intraband tunneling processes, strongly affected by interface defect creation are observed [2] . On the other hand, interband tunneling currents in the gated-diode configuration in strong accumulation have been reported. When the fieldinduced p + -n f junction is biased through the application of a drain-to-substrate voltage, a tunneling conduction mechanism can exist in a field-induced junction with a narrow transition width (w1OOA) and a high electric field (-lo6 V/cm). In
[I61 the leakage current is shown to occur by tunneling of carriers from the valence to the conductance band. Band-toband tunneling processes are described in [ 171 as a significant current leakage mechanism in VLSI devices under high bias conditions. In [ 181 the possibility of defect-assisted tunneling processes in germanium pre-amorphized MOSFET's is pointed out. In earlier publications, the tunneling currents in the gateddiode in accumulation were observed on fresh devices without hot-carrier stress at high drain voltages V, [19] . Our measurements were taken at small Vo values (IV,( < 0.3 V) and high gate voltages ( IVG I > 5 V) leading to dimensions of the "active zone" of less than lOOA, by which we obtain a high spatial resolution. This section of the paper aims to focus on defect-assisted tunneling processes in the forward and reverse mode of the gated-diode in contrast to the explanation given in [19]. In comparison with the distinctly peaked structure of the generatiodrecombination current before and after stress discussed in Section IV.A, we gain more insight into the transport mechanism of the gated-diode in strong accumulation before and after stress. Regarding the fact, that the temperature dependence of the gated-diode current is weak in strong accumulation (VG < -5 V), and that the "active zone" in the simulated potential distribution in Fig. 2 (c) is very narrow (<lOOA), we infer that tunneling currents become dominant over generation/recombination processes. Indeed, whereas the activation energy in depletion and inversion is about 0.65 eV-a reasonable value for the generationhecombination process in silicon, it is found to be 0.25 eV in strong accumulation.
We describe the leakage current in strong accumulation by "Fowler-Nordheim" interband tunneling [ 1 11 from the valence band to the conduction band through a triangular barrier by (4) Furthermore, we prove by simulations that the electric field Es across the drain-to-substrate diode at the Si/SiO2 interface is proportional to the gate voltage VG, which is correct for V, below than approximately -4 V as shown by simulation of the potential distribution. Thus we plot the experimental data, extracted from the gated-diode measurement in a "FowlerNordheim" plot as shown in Fig. 7 for the reverse and for the forward modes. It is observed that the leakage current follows a ( I / E 2 ) versus ( 1 / E ) relationship, characteristic of "Fowler-Nordheim" tunneling. In view of the strong increase in tunneling current IT after hot-camer stress and the distinctly peaked structure for moderate gate voltage, we expect defect-assisted interband tunneling processes with effective barrier height around midgap to occur. The possible transport mechanisms are described in Fig. 8(a) . Due to the observed decrease in IT for lower temperature T (zero at T = 4°K) we refer to transport mechanism 2 in Fig. 8(a) . An electron becomes thermally activated into the hot-carrier induced interface defect, from which tunneling by a decreased barrier height EB into the conductance band occurs.
In the case of small drain voltage Vo = V f 0.2 V and high gate voltage V, our measurements at the gated-diode indicate defect assisted interband tunneling processes. By increasing the drain voltage (typically VD > 2 V) which was experimentally verified in [ 191, an additional contribution to the current was observed by band-to-band tunneling processes directly from the valence band to the conductance band (process 1 in Fig. 8(a) >. Forward Bias Mode: In contrast to the reverse mode, where direct band-to-band tunneling processes may occur at high gate or high drain voltages [19] , those are forbidden in the forward mode because of the small band bending.
From the experimental data obtained for the tunneling current IT in Fig. 3 we depict the "Fowler-Nordheim" plot for the forward gated-diode (VD = -0.2 V) in strong accumulation in Fig. 7 . The slope in the figure gives us K = 18 MV/cm for which (5) yields an effective barrier height EB of about mid-gap. The peak structure in the diagram is described by tunneling processes via individual defects because of the narrow "active zone" in the forward mode (Fig. 4) . In Fig. 8(b) we schematically describe the transport mechanism by defect-assisted interband tunneling processes in which an electron is tunneling from the degenerated conductance band into an interface defect, from which recombination with a hole in the degenerated valence band occurs. The degeneration in the valence band at the Si/SiOa interface is due to the strong accumulation at high negative VG. The strength of the tunneling process is comparable to the well- known "excess-current" in the "Esaki-Diode" [ I I] because the degenerated p+/n+ region at the Si/SiO2 interface acts like a tunneling diode with defects in the p+/n+ junction. The physical origin of the structure in Fig. 7 we explain by spatial scanning of individual defects due to the very narrow active zone ("pointer in Figs. 2(c) and 4) . With decreasing gate voltage VG in moderate accumulation, the active zone moves toward the drain and samples the spatial distribution of hotcarrier generated defects. The spatial scan of the active zone is approximately 100 nm when varying the gate voltage from VG = -0.5 V to VG = -3.5 V (generatiodrecombination current in Section 1V.A). In strong accumulation (VG < -5 Vj, the active zone moves into the drain slowly, for example by 10 nm when changing the gate voltage from VG = -5 V to VG = -10 V. Simultaneously the width of the active zone and thus the distance between valence band and conductance band is reduced to values smaller 10 nm. These tunneling processes are strongly enhanced by stress induced interface defects and thus become dominant for highly degraded devices even at moderate negative gate voltages. The degradation effect provides a peaking density of trap states (about 1OI2 cm-12) in a narrow strip of width ~1 0 0 nm located at the drain edge. For each micron of transistor width, the damaged strip has an area of lo-' cm2 and contains 102103 of trapped charges. In the narrow active zone with a width of approximately 5 nm in strong accumulation, just one to a few individual defects should be detectable by tunneling processes via interface defects.
At low temperatures the "active zone" decreases (typically to values less than 5 nm at 77°K) leading to a very sensitive "pointer" of nanometer dimensions for detecting individual defects. Those can be studied, before and after hot-carrier degradation, with the gated-diode in strong accumulation by tunneling and random-telegraph-noise measurements. Detailed experimental data for studying individual defects with the mesoscopic system in the gated-diode will be presented in a coming publication. The gated diode measurement of an n-channel LDD-MOS-FET device before and after stress is plotted in Figs. 9 and 10 under different stress conditions. The applied stresses are V, = 3 V and V, = 8 V in Fig. 9 and VG = 1 V and V, = 8 V in Fig. 10 . As compared to Fig. 3 , the tunneling regime is essentially avoided in Fig. 9 by choosing an LDD source/drain structure whereas the conventional profile in Fig. 3 leads to an interference of the tunneling regime with the generationhecombination regime.
It is interesting to note that owing to the fringing field effect in the n-channel LDD [14] , the maximum of the stress created defects in Fig. 6 is located near the gate edge. Two detected experimentally were also found by simulation of LDD-MOSFFiT's [14] in the electric field distribution. One of the peaks (VG = -1.2 V) corresponds to the maximum channel field, whereas the other peak refers to the fringing field of the gate edge. With increasing stress time, the channel maximum moves toward the nf-part of the drain until it merges into the second maximum. The shift of the location of the channel maximum may be responsible by injected carriers but a definite proof for this hypothesis is missing. At this point we like to mention that besides the data shown in Figs. 6 and 9 a number of devices have been measured, all showing a weak but clear double peak structure. The channel maximum dominates the degradation of the electric device characteristics. Its shift into the drain for increasing stress times supports an explanation given for the saturation in n-channel LDD device degradation vs time in terms of a series resistance increase [15] . While the electrical current parameters are highly influenced by the series resistance increase, the diode current remains virtually unaffected. In particular, the linear mode drain current degradation, dominated by the interface state generation above the channel region, saturates while the continuing degradation within the drain region is clearly observed in the diode current.
Lowering the gate voltage during stress leads to an increase of the electric field ELDD at the gate edge, as simulations of the electric field distribution show [ 141. This was experimentally verified in Fig. 10 with a stress condition V& = 1 V and VD = 8 V. Owing to the increase of the fringing field under these stress conditions in Fig. 10 , we observe an increase in the related current hump at VG = -3.7 V (t = 60 s) in comparison with Fig. 9 where a stress condition of Vc = 3 V and VD = 8 V is used. In this way our data confirm the simulation in [14] . A decrease of the gate voltage V, during stress tends to increase the interface state density due to the higher magnitude of the electric field ELDD.
B. Different Stress Conditions Characterized by the Gated-Diode Measurement Technique
In this section we discuss alternating stress conditions in MOS devices. The formation of interface defects and/or fixed charges after hot carrier degradation as a function of stress conditions is currently discussed extensively in the literature (cf. [23] ). Stress conditions varied for V, = 1 V to 7 V with fixed drain voltages lead to varying injections of hot electrons and/or holes and thus to varying ratios for the creation of interface defects and fixed charges.
It is not the purpose of this section to present a complete model for hot-carrier degradation, which has been published elsewhere [24] , but to emphasize and illustrate how the gateddiode technique yields additional valuable information for understanding the degradation behavior.
It is well-established, that a stress condition Vc = 3 V, V, = 8 V usually leads to the creation of interface traps rather than fixed negative charges. This behavior was recently described quantitatively in [25] , showing that the contribution of negative oxide charges is less than 3% of the total interface defect density. Our measurements with the gated-diode configuration in Fig. 3 confirm the data in [25] . Interface defect creation is the dominant effect, apparent from the distinct peak structure of the generationhecombination current at moderate gate voltages and the strong increase in tunneling current 1, in strong accumulation with an increasing stress time t.
In Fig. 11 we characterize the stress condition Vc = 7 V, V, = 8 V for different stress times t on the same test structure used previously. We compare the experimental data in Fig. 11 with the one in Fig. 3 at a stress condition VC = 3 V, VD = 8 V. The distinct generationhecombination peak which samples the spatial distribution of hot-carrier-induced interface defects is shifted to more positive gate voltages. This shows that a significant trapping of negative charges occurs. The increase in the tunneling current IT and the peak occurrence of increasing stress times is explained by additional interface defect formation at the Si/SiO2 interface. Thus our experimental data confirm the results in [ 181 obtained with the "charge-pumping'' method. In addition to interface defects, fixed negative charges build up as a consequence of hot-electron injection at high gate voltages.
For a stress condition of V , = 1 V, VD = 8 V (Fig. 10) we observe the generatiotdrecombination peak at lower negative gate voltages, which we explain by the build-up of positive fixed charges due to hole injection. The weak increase of the tunneling current 1 , and the generationhecombination peak, even at long stress time, is explained by a smaller interface defect density than that for the stress conditions mentioned before.
It is important to note that under the lowest gate voltage stress condition, interface traps are still being generated, but they do not influence the electrical characteristics very much because they are masked by the positive charge at the drain The fact that fixed positive charges can be neutralized by hot-electron injection, is verified experimentally in Fig. 12 . In a first step we stressed the devices with a condition V, = 1 V, VD = 8 V which leads to the formation of interface defects and fixed positive charges. After a short injection of hot-electrons (V, = 7V, VD = 8V), the previously positive fixed charges are compensated by the injected electrons, which causes a shift of the generationh-ecombination current peak to more positive gate voltages. Additional injection of hot electrons with longer stress times t leads to the build-up of negative fixed charges (due to hot-electron injection) and to the creation of additional interface defects, to which we attribute the formation of a second generatiotdrecombination hump in Fig. 12 (stress time t = 60 s). This finding is somewhat analogous to the results discussed in Section V-B, where two spatially separate interface defect distributions were discussed that originated from two electric field peaks occurred separated by a certain distance.
[31, ~4 1 .
VI. CONCLUSION
In this paper the unique features of the gated-diode technique have been reviewed and its important role in the understanding of the hot-carrier behavior of MOSFET's has been highlighted. Although the cases presented only deal with degradation under DC and alternating injection stress conditions, the gated-diode measurement can also be expected to play a key role in the study of AC stress hot-carrier degradation.
The key issue of this paper is to have shown that the spatial distribution of hot-carrier induced interface traps can be determined precisely. In particular in the region of gateto-drain overlap this information has been obtained for the first time. In this way, the gated-diode technique becomes a very powerful tool and a reliable quantitative method for determining the interface density and its spatial distribution in applied for stress, followed by li: = 7 V, 1 ; = 8 V.
Data analogous to Fig. 1 I , but with 1 ; ; = 1 V and = 8 V MOS transistors especially when 2D-numerical simulation is applied. The influence of hot-carrier induced interface defects and/or fixed charges under different stress conditions is understood more deeply by detecting generationhecombination and tunneling currents with the gated-diode technique.
